



1/36




FIG. 1A




FIG. 1B






FIG. 1C

REPLACEMENT SHEET

4/36



**FIG. 2A**



**FIG. 2B**

**FIG. 2**




FIG. 2A




FIG. 2B





FIG. 3

**FIG. 4**




FIG. 5






FIG. 6



NOTE: Each READ command may be to either bank. DQM is LOW.


FIG. 7



DON'T CARE

NOTE: Each READ command may be to either bank. DQM is LOW.

FIG. 8



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

DON'T CARE

**FIG. 9**




FIG. 10






FIG. 11




NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW . A READ to the bank undergoing the WRITE ISM operation may output invalid data.

DON'T CARE

**FIG. 12**

**FIG. 13**

**FIG. 14**

## ADDRESS RANGE

			Bank	Row	Column	
			3	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 15
			3	000	00H	256K-Word Block 14
			2	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 13
			2	000	00H	256K-Word Block 12
			1	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 11
			1	000	00H	256K-Word Block 10
			1	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 9
			1	000	00H	256K-Word Block 8
			1	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 7
			1	000	00H	256K-Word Block 6
			1	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 5
			1	000	00H	256K-Word Block 4
			0	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 3
			0	000	00H	256K-Word Block 2
			0	FFF C00 BFF 800 7FF 400 3FF	FFH 00H FFH 00H FFH 00H FFH	256K-Word Block 1
			0	000	00H	256K-Word Block 0

Word-wide (x16)

 Software Lock = Hardware-Lock Sectors

RP# = V<sub>HH</sub> to unprotect if either the block protect or device protect bit is set.

 Software Lock = Hardware-Lock Sectors

RP# = V<sub>ccto</sub> unprotect but must be V<sub>HH</sub> if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for detailed information.

**FIG. 15**






FIG. 16

**FIG. 17**



**FIG. 18**




FIG. 19





FIG. 20

**FIG. 21**




FIG. 22




FIG. 23





FIG. 24

**FIG. 25**




FIG. 26




FIG. 27





FIG. 28



**FIG. 29**




FIG. 30

35/36





FIG. 31

DON'T CARE  
UNDEFINED

 $T = 10 \mu s$  typical/Word



**FIG. 32**